

FIG. 1




FIG. 2






FIG. 3








FIG. 6




FIG. 7




FIG. 8




FIG. 9

1000



| <u>Iteration 1002</u> | <u>Enable[7:0] 1004</u> | <u>Mask[7:0] 1006</u> | <u>gates 802H-802A 1008</u> | <u>gates 804G-804A 1010</u> | <u>signal[2:0] 830 1012</u> |
|---------------------------|-----------------------------|---------------------------|---------------------------------|---------------------------------|---------------------------------|
| 0 | 11111111 | 01101000 | 01101000 | 00001000 | 011 |
| 1 | 11110000 | 01101000 | 01100000 | 00100000 | 101 |
| 2 | 11000000 | 01101000 | 01000000 | 01000000 | 110 |

FIG. 10